

## CLAIMS

1        1. Architecture of an encryption circuit (1) simultaneously processing various  
2 encryption algorithms, the circuit being capable of being coupled with a host system (HS) hosted  
3 by a computing machine, characterized in that the circuit comprises:

4            - an input/output module (2), responsible for the data exchanges between the host system  
5 (HS) and the circuit (1) via a dedicated bus (PCI),

6            - an encryption module (3) coupled with the input/output module (2), in charge of the  
7 encryption and decryption operations as well as the storage of all of the circuit's sensitive  
8 information (1); and

9            - isolation means (4) between the input/output module (2) and the encryption module (3),  
10 making the sensitive information stored in the encryption module (3) inaccessible to the host  
11 system (HS) and ensuring the parallelism of the operations performed by the input/output  
12 module (2) and the encryption module (3).

1        2. Architecture according to claim 1, characterized in that the isolation means of the  
2 circuit (1) comprises a double-port memory (4) coupled between the input/output module (2) and  
3 the encryption module (3), including its own bus and simultaneously handling the exchange of  
4 data, commands and statuses between the two modules (2 and 3), and the isolation between the  
5 two modules (2 and 3).

1        3. Architecture according to either of claims 1 and 2, characterized in that the  
2 encryption module (3) comprises:

3            - a first encryption sub-module (3<sub>1</sub>), dedicated to the processing of symmetric encryption  
4 algorithms, coupled with the bus of the dual port memory (4);

5            - a second encryption sub-module (3<sub>2</sub>), dedicated to the processing of asymmetric  
6 encryption algorithms (40) coupled with the bus of the dual-port memory (4) and including a  
7 separate internal bus isolated from the bus of the dual-port memory (4); and

8            - a CMOS memory (11) coupled with the dual-port memory (4) via the bus of the dual-  
9 port memory containing the encryption keys.

00240474220260

1           4. Architecture according to claim 3, characterized in that the first encryption sub-  
2 module (3<sub>1</sub>) comprises an encryption component (9) coupled with the dual-port memory (4) via  
3 the bus of the memory (4), comprising various encryption automata, respectively dedicated to the  
4 processing of symmetric encryption algorithms, and in that the second encryption sub-module  
5 (3<sub>2</sub>) comprises at least two encryption processors (10<sub>1</sub> and 10<sub>2</sub>), respectively dedicated to the  
6 processing of asymmetric encryption algorithms, coupled with the encryption module (9) via the  
7 internal bus of the second sub-module (3<sub>2</sub>), which is isolated from the bus of the dual port  
8 memory by a bus isolator (14).

1           5. Architecture according to claim 4, characterized in that both processors (10<sub>1</sub>) and  
2 10<sub>2</sub>) of the encryption module (3) are of the CIP type.

1           6. Architecture according to claim 4, characterized in that one (10<sub>1</sub>) of the  
2 encryption processors (10<sub>1</sub> and 10<sub>2</sub>) is of the CIP type, and in that the other (10<sub>2</sub>) is of the ACE  
3 type.

1           7. Architecture according to claim 4, characterized in that the encryption processor  
2 (10<sub>2</sub>) of the ACE type is produced in programmable FPGA technology.

1           8. Architecture according to any of claims 4 through 7, characterized in that the  
2 encryption module (9) is of the SCE type.

1           9. Architecture according to claim 8, characterized in that the encryption module (9)  
2 is produced in programmable FPGA technology.

1           10. Architecture according to any of claims 3 through 9, characterized in that the  
2 second encryption sub-module (3<sub>2</sub>) also comprises a flash memory PROM (12) and an SRAM  
3 memory (13) coupled with the internal bus of the sub-module (3<sub>2</sub>).

1        11. Architecture according to any of claims 3 through 10, characterized in that the  
2 CMOS memory (11) is protected by security mechanisms (15) that trigger the reset mechanism  
3 of the CMOS memory (11) in case of an alarm.

1        12. Architecture according to any of claims 1 through 11, characterized in that the  
2 input/output module (2) comprises:

3            - a microcontroller (6) comprising an input/output processor (6<sub>1</sub>) and a PCI interface (6<sub>2</sub>)  
4 integrating DMA channels responsible for executing the data transfers between the host system  
5 (HS) and the circuit (1);  
6            - a flash memory (7) containing the code of the input/output processor (6<sub>1</sub>); and  
7            - an SRAM memory (8) that receives a copy of the contents of the flash memory (7) at  
8 the startup of the input/output processor (6<sub>1</sub>).

1        13. Architecture according to any of the preceding claims, comprising a serial link  
2 (SL) that makes it possible to input basic keys through a secure path independent of the PCI bus,  
3 characterized in that the link is controlled by the encryption module (3).

1        14. Architecture according to claim 13, characterized in that the serial link (SL)  
2 allows the downloading of proprietary algorithms into the first encryption sub-module (3<sub>1</sub>).

*ADD A2 >*